



TET ESTEL AS
ESTONIA

**March
2016**

**Series
T653-800**

Phase Control Press-Pack Thyristor Type T653-800

Distributed amplifying gate
Designed for traction and industrial applications

Maximum mean on-state current	I _{TAV} 800 A				
Maximum repetitive peak off-state and reverse voltage	U _{DRM} 4000 ÷ 4800 V				
Turn-off time	t _q 400; 500 µs				
U _{DRM} , U _{RRM} , V	4000	4200	4400	4600	4800
Voltage code	40	42	44	46	48
T _{vj} , °C	- 60 ÷ 125				

MAXIMUM ALLOWABLE RATINGS					
Symbols and parameters		Units	T653-800	Conditions	
I _{TAV}	Mean on-state current	A	800 1140	T _c =84 °C, T _c =55 °C, 180° half-sine wave, 50 Hz	
I _{TRMS}	RMS on-state current	A	1255	T _c =84 °C	
I _{TSM}	Surge on-state current	kA	15 16,5	T _{vj} =125°C T _{vj} =25°C	tp=10 ms
I ² t	Limiting load integral	kA ² s	1125 1360	T _{vj} =125°C T _{vj} =25°C	U _R =0
U _{DRM} , U _{RRM}	Repetitive peak off-state and reverse voltage	V	4000÷4800	T _{j min} ≤T _{vj} ≤T _{jM} 180° half-sine wave, 50 Hz Gate open	
U _{DSM} , U _{RSM}	Non-repetitive peak off-state and reverse voltage	V	4100÷4900	T _{j min} ≤T _{vj} ≤T _{jM} 180° half-sine wave tp=10 ms, Single pulse Gate open	
(d _i /dt) crit	Critical rate of rise of on-state current : non - repetitive repetitive	A/µs	1250 630	T _{vj} =125°C ; U _d =0,67 U _{DRM} , Gate pulse : 10V, 5 Ω, 1µs rise time, 10 µs	
U _{RG} M	Peak reverse gate voltage	V	5	T _{j min} ≤T _{vj} ≤T _{jM}	
T _{stg}	Storage temperature	°C	-60÷80		
T _{vj}	Junction temperature	°C	-60÷125		



CHARACTERISTICS

U _{TM}	Peak on-state voltage	V	2,6	T _{vj} =25°C, I _{TM} =3,14 I _{TAV}
U _{T(TO)}	Threshold voltage	V	1,25	T _{vj} =125°C
R _T	On-state slope resistance	mΩ	0,55	1,57 I _{TAV} < I _T <4,71 I _{TAV}
I _{IDRM} I _{IRRM}	Repetitive peak off-state and reverse current	mA	100 100	T _{vj} =125°C, U _d = U _{DRM} U _R = U _{RRM}

CHARACTERISTICS				
Symbols and parameters		Units	T653-800	Conditions
I _L	Latching current	A	6	Tvj=25°C, UD=12V Gate pulse : 10V, 5Ω, 1 µs rise time, 10µs
I _H	Holding current	A	1,0	Tvj=25°C, UD=12V, Gate open
UGT	Gate trigger direct voltage	V	2,5 5,0	Tvj=25°C, Tvj=-60°C UD=12V
IGT	Gate trigger direct current	A	0,3 0,85	Tvj=25°C, Tvj=-60°C
UGD	Gate non-trigger direct voltage	V	0,25	Tvj=125°C, UD = 0,67 U _{DRM} Direct gate current
IGD	Gate non-trigger direct current	mA	10	
t _{gd}	Delay time	µs	4,0	Tvj=25°C, UD=500V IT _M = 800 A Gate pulse : 10V, 5Ω, 1 µs rise time, 10µs
t _{gt}	Turn-on time	µs	12	
t _q	Turn-off time	µs	400÷500	Tvj=125°C, IT _M = 800 A di _R /dt = 10 A/µs, U _R =100V UD = 0,67 U _{DRM} du _D /dt=50 V/µs
Q _{rr}	Recovered charge	µC	2900	Tvj=125°C, IT _M = 800 A dir/dt=10 A/µs, UR=100V
trr	Reverse recovery time	µs	38	
I _{rrm}	Peak reverse recovery current	A	153	
(dUD/dt) _{crit}	Critical rate of rise of off-state voltage	V/µs	500 1000	Tvj=125°C, UD = 0,67 U _{DRM} Gate open
R _{thjc}	Thermal resistance junction to case	°C/W	0,022	Direct current, double side cooled

ORDERING						
T	653	800	46	7	1	
1	2	3	4	5	6	

1. Phase control thyristor
 2. Design version.
 3. Mean on-state current, A.
 4. Voltage code ($V_D = 4600$ V).
 5. Critical rate of rise of off-state voltage ($6 \geq 500$ V/ μ s,
 $7 \geq 1000$ V/ μ s).
 6. Group of turn-off time ($dU_D/dt = 50$ V/ μ s, $1 \leq 500$ μ s,
 $H_2 \leq 400$ μ s).



Mounting force : 19 ÷ 28 kN
Weight : 700 grams