



TET ESTEL AS
ESTONIA

June
2013

Series
T553-630

Phase Control Press-Pack
Thyristor
Type T553-630

Distributed amplifying gate
Designed for traction and industrial applications

Maximum mean on-state current	I_{TAV}				630 A	
Maximum repetitive peak off-state and reverse voltage	U_{DRM}				3400 ÷ 4400 V	
Turn-off time	U_{RRM}				320; 400; 500 μs	
U_{DRM}, U_{RRM}, V	3400	3600	3800	4000	4200	4400
Voltage code	34	36	38	40	42	44
$T_{vj}, ^\circ C$	- 60 ÷ 125					

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	T553-630	Conditions
I_{TAV}	Mean on-state current	A	630 1120	$T_c=94^\circ C,$ $T_c=55^\circ C,$ 180° half-sine wave, 50 Hz
I_{TRMS}	RMS on-state current	A	989	$T_c=94^\circ C$
I_{TSM}	Surge on-state current	kA	14 15,4	$T_{vj}=125^\circ C$ $T_{vj}=25^\circ C$ tp=10 ms
I^2t	Limiting load integral	kA^2s	980 1185	$T_{vj}=125^\circ C$ $T_{vj}=25^\circ C$ UR=0
U_{DRM}, U_{RRM}	Repetitive peak off-state and reverse voltage	V	3400÷4400	$T_j \min \leq T_{vj} \leq T_{jM}$ 180° half-sine wave, 50 Hz Gate open
U_{DSM}, U_{RSM}	Non-repetitive peak off-state and reverse voltage	V	3500÷4500	$T_j \min \leq T_{vj} \leq T_{jM}$ 180° half-sine wave tp=10 ms, Single pulse Gate open
(diT/dt) crit	Critical rate of rise of on-state current : non - repetitive repetitive	A/ μ s	630 320	$T_{vj}=125^\circ C$; $U_D=0,67 U_{DRM},$ Gate pulse : 10V,5 $\Omega,$ 1 μ s rise time, 10 μ s
U_{RGM}	Peak reverse gate voltage	V	5	$T_j \min \leq T_{vj} \leq T_{jM}$
T_{stg}	Storage temperature	$^\circ C$	-60÷80	
T_{vj}	Junction temperature	$^\circ C$	-60÷125	

CHARACTERISTICS

U_{TM}	Peak on-state voltage	V	2,3	$T_{vj}=25^\circ C, I_{TM}=3,14 I_{TAV}$
$U_{T(To)}$	Threshold voltage	V	1,4	$T_{vj}=125^\circ C$
R_T	On-state slope resistance	m Ω	0,57	1,57 $I_{TAV} < I_T < 4,71 I_{TAV}$
I_{DRM} I_{RRM}	Repetitive peak off-state and reverse current	mA	100 100	$T_{vj}=125^\circ C,$ $U_D = U_{DRM}$ $U_R = U_{RRM}$


CHARACTERISTICS

Symbols and parameters		Units	T553-630	Conditions
I_L	Latching current	A	6	$T_{vj}=25^{\circ}\text{C}, U_D=12\text{V}$ Gate pulse : 10V, 5 μs , 1 μs rise time, 10 μs
I_H	Holding current	A	1,0	$T_{vj}=25^{\circ}\text{C}, U_D=12\text{V}$, Gate open
U_{GT}	Gate trigger direct voltage	V	2,5 5,0	$T_{vj}=25^{\circ}\text{C}$, $T_{vj}=-60^{\circ}\text{C}$ $U_D=12\text{V}$
I_{GT}	Gate trigger direct current	A	0,3 0,85	$T_{vj}=25^{\circ}\text{C}$, $T_{vj}=-60^{\circ}\text{C}$
U_{GD}	Gate non-trigger direct voltage	V	0,25	$T_{vj}=125^{\circ}\text{C}$, $U_D = 0,67 U_{DRM}$
I_{GD}	Gate non-trigger direct current	mA	10	Direct gate current
t_{gd}	Delay time	μs	4,0	$T_{vj}=25^{\circ}\text{C}, U_D=500\text{V}$ $I_{TM} = 630\text{ A}$
t_{gt}	Turn-on time	μs	12	Gate pulse : 10V, 5 μs , 1 μs rise time, 10 μs
t_q	Turn-off time	μs	320÷500	$T_{vj}=125^{\circ}\text{C}$, $I_{TM}=630\text{ A}$ $di_R/dt = 10\text{ A}/\mu\text{s}$, $U_R=100\text{V}$ $U_D = 0,67 U_{DRM}$ $du_D/dt=50\text{ V}/\mu\text{s}$
Q_{rr}	Recovered charge	μC	2500	$T_{vj}=125^{\circ}\text{C}$, $I_{TM}=630\text{ A}$ $di_R/dt = 10\text{ A}/\mu\text{s}$, $U_R=100\text{V}$
t_{rr}	Reverse recovery time	μs	36	
I_{rrm}	Peak reverse recovery current	A	139	
$(du_D/dt)_{crit}$	Critical rate of rise of off-state voltage	V/ μs	500 1000	$T_{vj}=125^{\circ}\text{C}$, $U_D = 0,67 U_{DRM}$ Gate open
R_{thjc}	Thermal resistance junction to case	$^{\circ}\text{C}/\text{W}$	0,021	Direct current, double side cooled

ORDERING

	T	553	630	40	7	H2	
	1	2	3	4	5	6	

- Phase control thyristor.
- Design version.
- Mean on-state current, A.
- Voltage code (40=4000 V).
- Critical rate of rise of off-state voltage ($6 \geq 500\text{ V}/\mu\text{s}$, $7 \geq 1000\text{ V}/\mu\text{s}$).
- Group of turn-off time ($du_D/dt=50\text{ V}/\mu\text{s}$, $1 \leq 500\text{ }\mu\text{s}$, $H2 \leq 400\text{ }\mu\text{s}$, $K2 \leq 320\text{ }\mu\text{s}$).



Mounting force : 19 ÷ 28 kN
Weight : 580 grams