



TET ESTEL AS
ESTONIA

June
2016

Series
T343-500

Phase Control Press-Pack
Thyristor
Type T343-500

Center amplifying gate
Low on-state and switching losses
Designed for traction and industrial applications

Maximum mean on-state current	I_{TAV} 500 A				
Maximum repetitive peak off-state and reverse voltage	U_{DRM} 2000 ÷ 2800 V				
Turn-off time	U_{RRM} 200; 250; 320 μs				
U_{DRM}, U_{RRM}, V	2000	2200	2400	2600	2800
Voltage code	20	22	24	26	28
$T_{vj}, °C$	- 60 ÷ 125				

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	T343-500	Conditions
I_{TAV}	Mean on-state current	A	500 830	$T_c=88 °C$, $T_c=55 °C$, 180° half-sine wave, 50 Hz
I_{TRMS}	RMS on-state current	A	785	$T_c=88 °C$
I_{TSM}	Surge on-state current	kA	10 11	$T_{vj}=125 °C$ $T_{vj}=25 °C$ tp=10 ms $U_R=0$
I^2t	Limiting load integral	kA ² s	500 605	$T_{vj}=125 °C$ $T_{vj}=25 °C$
U_{DRM}, U_{RRM}	Repetitive peak off-state and reverse voltage	V	2000÷2800	$T_j \min \leq T_{vj} \leq T_j \max$ 180° half-sine wave, 50 Hz Gate open
U_{DSM}, U_{RSM}	Non-repetitive peak off-state and reverse voltage	V	2100÷2900	$T_j \min \leq T_{vj} \leq T_j \max$ 180° half-sine wave tp=10 ms, Single pulse Gate open
$(di_T/dt)_{crit}$	Critical rate of rise of on-state current : non - repetitive repetitive	A/μs	400 200	$T_{vj}=125 °C ; U_D=0,67 U_{DRM}$, Gate pulse : 10V, 5 Ω, 1 μs rise time, 10 μs
U_{RGM}	Peak reverse gate voltage	V	5	$T_j \min \leq T_{vj} \leq T_j \max$
T_{stg}	Storage temperature	°C	-60÷80	
T_{vj}	Junction temperature	°C	-60÷125	

CHARACTERISTICS

U_{TM}	Peak on-state voltage	V	2,2	$T_{vj}=25 °C, I_{TM}=3,14 I_{TAV}$
$U_{T(To)}$	Threshold voltage	V	1,3	$T_{vj}=125 °C$
R_T	On-state slope resistance	mΩ	0,65	$1,57 I_{TAV} < I_T < 4,71 I_{TAV}$
I_{DRM} I_{RRM}	Repetitive peak off-state and reverse current	mA	50 50	$T_{vj}=125 °C$, $U_D = U_{DRM}$ $U_R = U_{RRM}$


CHARACTERISTICS

Symbols and parameters		Units	T343-500	Conditions
I_L	Latching current	A	1	$T_{vj}=25^{\circ}\text{C}, U_D=12\text{V}$ Gate pulse : 10V, 5 Ω , 1 μs rise time, 10 μs
I_H	Holding current	A	0,6	$T_{vj}=25^{\circ}\text{C}, U_D=12\text{V}, \text{Gate open}$
U_{GT}	Gate trigger direct voltage	V	2,5 5,0	$T_{vj}=25^{\circ}\text{C},$ $T_{vj}=-60^{\circ}\text{C}$
I_{GT}	Gate trigger direct current	A	0,3 0,85	$T_{vj}=25^{\circ}\text{C},$ $T_{vj}=-60^{\circ}\text{C}$
U_{GD}	Gate non-trigger direct voltage	V	0,25	$T_{vj}=125^{\circ}\text{C}, U_D = 0,67 U_{\text{DRM}}$
I_{GD}	Gate non-trigger direct current	mA	10	Direct gate current
t_{gd}	Delay time	μs	3,2	$T_{vj}=25^{\circ}\text{C}, U_D=500\text{V}$ $I_{\text{TM}} = 500 \text{ A}$
t_{gt}	Turn-on time	μs	8	Gate pulse : 10V, 5 Ω , 1 μs rise time, 10 μs
t_q	Turn-off time	μs	200÷320	$T_{vj}=125^{\circ}\text{C}, I_{\text{TM}}=500 \text{ A}$ $di_R/dt = 10 \text{ A}/\mu\text{s}, U_R=100\text{V}$ $U_D = 0,67 U_{\text{DRM}}$ $du_D/dt=50 \text{ V}/\mu\text{s}$
Q_{rr}	Recovered charge	μC	1200	$T_{vj}=125^{\circ}\text{C}, I_{\text{TM}}=500 \text{ A}$ $di_R/dt = 10 \text{ A}/\mu\text{s}, U_R=100\text{V}$
t_{rr}	Reverse recovery time	μs	22	
I_{rrm}	Peak reverse recovery current	A	110	
$(du_D/dt)_{\text{crit}}$	Critical rate of rise of off-state voltage	V/ μs	500 1000	$T_{vj}=125^{\circ}\text{C}, U_D = 0,67 U_{\text{DRM}}$ Gate open
R_{thjc}	Thermal resistance junction to case	$^{\circ}\text{C}/\text{W}$	0,032	Direct current, double side cooled

ORDERING

	T	343	500	28	7	2	
	1	2	3	4	5	6	

- Phase control thyristor.
- Design version.
- Mean on-state current, A.
- Voltage code (28=2800 V).
- Critical rate of rise of off-state voltage (6 \geq 500 V/ μs , 7 \geq 1000 V/ μs).
- Group of turn-off time ($du_D/dt = 50 \text{ V}/\mu\text{s}$, K2 \leq 320 μs , 2 \leq 250 μs , P2 \leq 200 μs).



Mounting force : 13÷19 kN
Weight : 260 grams