



TET ESTEL AS
ESTONIA

June
2013

Series
T151-100

Phase Control Stud Mounted Thyristor
Type T151-100

Center amplifying gate
Low on-state and switching losses
Designed for traction and industrial applications

Maximum mean on-state current	I_{TAV}	100 A							
Maximum repetitive peak off-state and reverse voltage	U_{DRM} U_{RRM}	800 ÷ 1600 V							
Turn-off time	t_q	100; 160; 250 μs							
U_{DRM}, U_{RRM}, V	800	900	1000	1100	1200	1300	1400	1500	1600
Voltage code	8	9	10	11	12	13	14	15	16
$T_{vj}, ^\circ C$	- 60 ÷ 125								

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	T151-100	Conditions
I_{TAV}	Mean on-state current	A	100	$T_c=90^\circ C$, 180° half-sine wave, 50 Hz
I_{TRMS}	RMS on-state current	A	157	$T_c=90^\circ C$
I_{TSM}	Surge on-state current	kA	2,0 2,2	$T_{vj}=125^\circ C$ $T_{vj}=25^\circ C$ tp=10 ms $U_R=0$
I^2t	Limiting load integral	kA^2s	20 24,2	$T_{vj}=125^\circ C$ $T_{vj}=25^\circ C$
U_{DRM}, U_{RRM}	Repetitive peak off-state and reverse voltage	V	800÷1600	$T_j \min \leq T_{vj} \leq T_{jM}$ 180° half-sine wave, 50 Hz Gate open
U_{DSM}, U_{RSM}	Non-repetitive peak off-state and reverse voltage	V	900÷1700	$T_j \min \leq T_{vj} \leq T_{jM}$ 180° half-sine wave tp=10 ms, Single pulse Gate open
$(di_T/dt)_{crit}$	Critical rate of rise of on-state current : non - repetitive repetitive	A/ μ s	250 125	$T_{vj}=125^\circ C$; $U_D=0,67 U_{DRM}$, Gate pulse : 10V, 5 Ω , 1 μ s rise time, 10 μ s
U_{RGM}	Peak reverse gate voltage	V	5	$T_j \min \leq T_{vj} \leq T_{jM}$
T_{stg}	Storage temperature	$^\circ C$	-60÷80	
T_{vj}	Junction temperature	$^\circ C$	-60÷125	

CHARACTERISTICS

U_{TM}	Peak on-state voltage	V	1,8	$T_{vj}=25^\circ C$, $I_{TM}=3,14 I_{TAV}$
$U_{T(To)}$	Threshold voltage	V	1,1	$T_{vj}=125^\circ C$
R_T	On-state slope resistance	m Ω	1,8	1,57 $I_{TAV} < I_T < 4,71 I_{TAV}$
I_{DRM} I_{RRM}	Repetitive peak off-state and reverse current	mA	20 20	$T_{vj}=125^\circ C$, $U_D = U_{DRM}$ $U_R = U_{RRM}$


CHARACTERISTICS

Symbols and parameters		Units	T151-100	Conditions
I_L	Latching current	A	0,5	$T_{vj}=25^{\circ}\text{C}, U_D=12\text{V}$ Gate pulse : 10V, 5 Ω , 1 μs rise time, 10 μs
I_H	Holding current	A	0,25	$T_{vj}=25^{\circ}\text{C}, U_D=12\text{V}$, Gate open
U_{GT}	Gate trigger direct voltage	V	2,5 5,0	$T_{vj}=25^{\circ}\text{C}$, $T_{vj}=-60^{\circ}\text{C}$ $U_D=12\text{V}$
I_{GT}	Gate trigger direct current	A	0,2 0,5	$T_{vj}=25^{\circ}\text{C}$, $T_{vj}=-60^{\circ}\text{C}$
U_{GD}	Gate non-trigger direct voltage	V	0,25	$T_{vj}=125^{\circ}\text{C}$, $U_D = 0,67 U_{DRM}$
I_{GD}	Gate non-trigger direct current	mA	10	Direct gate current
t_{gd}	Delay time	μs	1,6	$T_{vj}=25^{\circ}\text{C}, U_D=500\text{V}$ $I_{TM} = 100\text{ A}$
t_{gt}	Turn-on time	μs	3,2	Gate pulse : 10V, 5 Ω , 1 μs rise time, 10 μs
t_q	Turn-off time	μs	100÷250	$T_{vj}=125^{\circ}\text{C}$, $I_{TM}=100\text{ A}$ $di_R/dt = 10\text{ A}/\mu\text{s}$, $U_R=100\text{V}$ $U_D = 0,67 U_{DRM}$ $du_D/dt=50\text{ V}/\mu\text{s}$
Q_{rr}	Recovered charge	μC	400	$T_{vj}=125^{\circ}\text{C}$, $I_{TM}=100\text{ A}$ $di_R/dt = 10\text{ A}/\mu\text{s}$, $U_R=100\text{V}$
t_{rr}	Reverse recovery time	μs	16	
I_{rrm}	Peak reverse recovery current	A	50	
$(du_D/dt)_{crit}$	Critical rate of rise of off-state voltage	V/ μs	500 1000	$T_{vj}=125^{\circ}\text{C}$, $U_D = 0,67 U_{DRM}$ Gate open
R_{thjc}	Thermal resistance junction to case	$^{\circ}\text{C}/\text{W}$	0,21	Direct current

ORDERING

	T	151	100	14	7	2	
	1	2	3	4	5	6	

- Phase control thyristor.
- Design version.
- Mean on-state current, A.
- Voltage code (14=1400 V).
- Critical rate of rise of off-state voltage ($6 \geq 500\text{ V}/\mu\text{s}$, $7 \geq 1000\text{ V}/\mu\text{s}$).
- Group of turn-off time ($du_D/dt=50\text{ V}/\mu\text{s}$, $4 \leq 100\ \mu\text{s}$, $3 \leq 160\ \mu\text{s}$, $2 \leq 250\ \mu\text{s}$).



Tightening torque : 12 ÷ 18 Nm
Weight : 150 grams

